“To look at people in capitalist society and conclude that human nature is egoism is like looking at people in a factory where pollution is destroying their lungs and saying that it is human nature to cough”

I wish you good.

Just a snek on the internet | Call me Doppler (or just Snek) | He/they | Forever in love with my Cuddlefish 🖤🩶🤍💜

People keep asking me, and I haven't really had an answer, but now yeah, I'm thinking I'm back.

Life is beautiful

AuDHD ♾️ Queer 💜 FOSS enthusiast 👩‍💻 anarcho-trotskiest 🏴🛠️ (actually just an antisectarian ecosocialist who is naive enough to believe in socialist unity)

You die twice. One time when you stop breathing, and a second time, a bit later on, when somebody damns your soul for the last time.

• Hafez Al-Assad

Late bloomer, introvert, curious traveler, nature lover, adventurous cook, jewelry maker, painter, writer, humanist, socialist, hippy.

Reality is Analog. All else is fantasy.

Basically a deer with a human face. Despite probably being some sort of magical nature spirit, his interests are primarily in technology and politics and science fiction.

Spent many years on Reddit before joining the Threadiverse as well.

Posting tips and answering questions about how to use Mastodon and the Fediverse 🌍

There are lots of guides on my site at https://fedi.tips. If you can't find your answer @ or DM me, there's no such thing as a silly question!

I am a volunteer, you can buy me a coffee at https://ko-fi.com/fedithing or become a patron at https://liberapay.com/FediThing

Maintained by @FediThing, banner artwork is by @posiputt

🎂 Account originally joined mstdn.social on 16th Nov 2020

PhD #trans girl! She/Her, thing explainer and technical writing scholar interested in trans usability studies and design theory. Gender questioning folks are very welcome to message me! Altersex trans lesbian. Opinions mine.

Nameless, my first novel, is out! Get it now, in ebook, paperback, or hardcover! www.amazon.com/dp/B0GKGYZ2S8

I write, make, draw, play, game, and do handsome faces. I made Hive Time. Currently making Fossil Sweeper (a game about digging up fossils), Winter's Wake & Icicle (and a stack of side things).

My avatar is a stylised self portrait with short messy hair, set within a hexagonal shaped slice of cheese with holes in.

Art, game dev, and gaming videos posted to @cheeseness

#nobridge should not be necessary -_-

Public interest technologist. Hopeless enjoyer of the little things.

📰 Newsroom Support Engineer for Freedom of the Press Foundation
💡 FOSS enthusiast
⌨️ Occasional blogger
🧑‍💻 Not a great developer but I dabble
🫘 2x Kidney Transplant recipient
🌿 Minimalist, humanist, and (aspiring) environmentalist
🏡 Tri-cities TN / Asheville NC
🤵 Husband

All my toots are CC BY-NC-SA 4.0

Friend to almost all, but racists, nationalists, and transphobes need not apply.

Ice dragon, type designer, artist, programmer. Intensely curious, wants to make a small corner of the world a little less horrible.

Adult. Sex-repulsed aroace. Anyone who gets horny around me (especially without a CW) will be blocked.

This account is strictly SFW. I don't make or boost NSFW stuff.

#nobot

Send me asks with valid VHDL, SystemVerilog, Amaranth, Spade, or Veryl code and I will execute it for you on a real FPGA!

You can send me asks from outside Wafrn by sending me a direct message (private mention) in the following format: "!ask icepi-zero-bot " followed by your code.

If your instance has a character limitations, you can split your code into a thread of multiple direct messages. In this case, first send your code as multiple direct messages without the "!ask" prefix and then respond to the last message with a direct message containing only "!ask icepi-zero-bot ". I will recognize the empty ask, fetch the entire thread, and use the entire text (excluding all mentions) as source code.

All successful responses are public and include your submitted code. Only submit code you are happy to share with the world.

For any questions/problems with this bot, please contact jcm or [email protected].

Examples / Templates

VHDL ```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity my_code is
generic(
WIDTH : integer := 640;
HEIGHT : integer := 480;
CONSOLE_COLUMNS : integer := WIDTH / 8;
CONSOLE_ROWS : integer := HEIGHT / 8
);
port(
clk : in std_logic;
rst : in std_logic;

    px : in integer range 0 to WIDTH - 1;
    py : in integer range 0 to HEIGHT - 1;
    hsync : in std_logic;
    vsync : in std_logic;

    col : in integer range 0 to CONSOLE_COLUMNS - 1;
    row : in integer range 0 to CONSOLE_ROWS - 1;

    char : out integer range 0 to 127 := 0;
    foreground_color : out std_logic_vector(23 downto 0) := (others => '0');
    background_color : out std_logic_vector(23 downto 0) := (others => '1')
);

end my_code;

architecture rtl of my_code is
alias red : std_logic_vector(7 downto 0) is background_color(23 downto 16);
alias green : std_logic_vector(7 downto 0) is background_color(15 downto 8);
alias blue : std_logic_vector(7 downto 0) is background_color(7 downto 0);

signal frame_counter : unsigned(31 downto 0) := (others => '0');

constant example_text : string(1 to 19) := "Hello Fediverse! <3";
constant example_text_row : integer := 15;
constant example_text_col : integer := 15;

begin
char <= character'pos(example_text(col + 1 - example_text_col))
when col >= example_text_col and col < example_text'length + example_text_col and row = example_text_row else 0;

red   <= std_logic_vector(to_unsigned(col*4, 8));
green <= std_logic_vector(to_unsigned(py, 8));
blue  <= std_logic_vector(resize(frame_counter, 8));

foreground_color <= (others => '1');

process(clk)
    variable old_vsync : std_logic := '0';
begin
    if rising_edge(clk) then
        if vsync = '0' and old_vsync = '1' then
            frame_counter <= frame_counter + 1; 
        end if;
        old_vsync := vsync;
    end if;
end process;

end architecture;

 **SystemVerilog** ```
module my_code #(
    parameter int WIDTH = 640,
    parameter int HEIGHT = 480,
    parameter int CONSOLE_COLUMNS = WIDTH / 8,
    parameter int CONSOLE_ROWS = HEIGHT / 8
)(
    input  logic clk,
    input  logic rst,

    input  int px,
    input  int py,
    input  logic hsync,
    input  logic vsync,

    input  int col,
    input  int row,

    output int char,
    output logic [23:0] foreground_color,
    output logic [23:0] background_color
);
    logic [31:0] frame_counter = '0;
    logic old_vsync = '0;

    logic [7:0] red, green, blue;

    always_comb begin
        red   = 8'(col * 4);
        green = 8'(py);
        blue  = frame_counter[7:0];

        background_color = {red, green, blue};
        foreground_color = '1;

        char = 0;
    end

    always_ff @(posedge clk) begin
        if (vsync == 1'b0 && old_vsync == 1'b1) begin
            frame_counter <= frame_counter + 1;
        end

        old_vsync <= vsync;
    end
endmodule

Amaranth ```
from amaranth import *

class MyCode(Elaboratable):
def init(self, width, height, console_columns, console_rows):
self.WIDTH = width
self.HEIGHT = height
self.CONSOLE_COLUMNS = console_columns
self.CONSOLE_ROWS = console_rows

    self.px = Signal(signed(32), name="px")
    self.py = Signal(signed(32), name="py")
    self.hsync = Signal(name="hsync")
    self.vsync = Signal(name="vsync")

    self.col = Signal(signed(32), name="col")
    self.row = Signal(signed(32), name="row")

    self.char = Signal(signed(32), name="char")
    self.foreground_color = Signal(24, name="foreground_color")
    self.background_color = Signal(24, name="background_color")

def elaborate(self, platform):
    m = Module()

    frame_counter = Signal(32)
    old_vsync = Signal()

    red = Signal(8)
    green = Signal(8)
    blue = Signal(8)

    m.d.comb += [
        red.eq(self.col * 4),
        green.eq(self.py),
        blue.eq(frame_counter),

        self.background_color.eq(Cat(blue, green, red)),
        self.foreground_color.eq(0xFFFFFF),
        self.char.eq(0)
    ]

    m.d.sync += old_vsync.eq(self.vsync)
    with m.If(~self.vsync & old_vsync):
        m.d.sync += frame_counter.eq(frame_counter + 1)

    return m

 **Spade** ```
#[no_mangle(all)]
entity my_code(
    clk: clock,
    rst: bool,
    px: int<32>,
    py: int<32>,
    hsync: bool,
    vsync: bool,
    col: int<32>,
    row: int<32>,
    char: inv &int<32>,
    foreground_color: inv &uint<24>,
    background_color: inv &uint<24>,
) {
    set char = &0;
    set foreground_color = &0xFFFFFFu24;
    set background_color = &0xFF7AFFu24;
}

Veryl ```
module my_code #(
param WIDTH: u32 = 640,
param HEIGHT: u32 = 480,
param CONSOLE_COLUMNS: u32 = WIDTH / 8,
param CONSOLE_ROWS: u32 = HEIGHT / 8
) (
clk: input clock,
rst: input reset,

px: input u32,
py: input u32,
hsync: input logic,
vsync: input logic,

col: input u32,
row: input u32,

char: output u32,
foreground_color: output logic<24>,
background_color: output logic<24>

) {
var frame_counter: u32;
var old_vsync: logic;

// Use logic<8> to facilitate easy concatenation later
var red: logic<8>;
var green: logic<8>;
var blue: logic<8>;

always_comb {
    // Cast math results to 'u8' (truncation). 
    // Veryl allows assigning u8 to logic<8>.
    red   = (col * 4) as u8;
    green = py as u8;
    blue  = frame_counter as u8;

    // Concatenate logic<8> elements directly
    background_color = {red, green, blue};
    foreground_color = 24'hff_ff_ff;

    char = 0;
}

always_ff (clk, rst) {
    if_reset {
        frame_counter = 0;
        old_vsync = 0;
    } else {
        if !vsync && old_vsync {
            frame_counter = frame_counter + 1;
        }
        old_vsync = vsync;
    }
}

}

 **You need to keep the same entity name and interface (generics and ports) as in the examples or the synthesis won't work!**

He/Him

Sneaking all around the fediverse.

Also at:
[email protected]
[email protected]
[email protected]

Indie and AAA game developer (call of duty)

Mercedes' lucky wife. Name-your-own-price attorney in IL for people facing eviction and incarceration. No legal advice here. She/her. If you like my work, buy me a coffee! https://ko-fi.com/theleftistlawyer

Average cat guy :spinny_cat_trans:

Rewoot in French sometimes

EN: he/xe FR: il + accords masc

:neobot_sign_nya: :neobot_sign_nya: :neobot_sign_nya:

30 — :neocat_box_256: :transgender_flag: :asexual_flag: :aromantic_flag: :bisexual_flag: :neocat_flag_disabled_256: :sparkles_autistic:
:neocat_laptop_256: app.wafrn.net mod!
🇧🇷 me manda um pix aê?

I'm known for being awkward, yeah, that's my achievement.

Psychologist, writer, author, speaker. I’m licensed in a few states and living in South Dakota. Or 12 pigeons in a trench coat. I hope you like memes and cat pictures. #ActuallyAutistic, #ActuallyADHD. She/her
:rickroll:

Please no DMs unless we're mutuals or if I specifically say it's ok.