Manufacturing, Packaging & Materials

Top Stories

Can Fine-Pitch Hybrid Bonding Go High Volume?

Hybrid bonding already works in production, but finer-pitch die-to-wafer integration must preserve fab-level surface and alignment control at back-...

New Nonvolatile Memory Winners Emerge

RRAM, MRAM have promising futures, while FeRAM lurks, and UltraRAM plans a debut.

Alternative Materials For Hybrid Bonding

Nanotwinned copper, SiCN, BCB, and passivating metals are all possibilities

Mask Economics Shape High-NA EUV Adoption

Rising mask costs, tighter high-NA requirements, and new materials challenges are forcing chipmakers to weigh litho choices against volume, design ...

How To Build Billions of Bumps

Hybrid bonding permits unprecedented connection density.

GaN Power Devices Go Vertical

Why new designs and process flows could help overcome manufacturing challenges.

GaN Power Devices Power Up

New research points to safer devices with less loss at low voltages, but problems remain for high-voltage industrial applications.

The Sub-2nm Paradox

Reducing variation in manufacturing, monitoring behavior over time, and targeting specific workloads can have a big impact on power, performance, a...

Curvilinear Masks Push The Limits Of Inspection And Metro...

As high-NA EUV approaches, mask makers need new metrics, model-based checks, and curvilinear-native data flows to keep turn times and defect escape...

With Chiplets, What Role Does Economics Play?

Costs can rise with chiplets. Will that change? Will it matter?

More Top Stories »



Round Tables

Mask Economics Shape High-NA EUV Adoption

Rising mask costs, tighter high-NA requirements, and new materials challenges are forcing chipmakers to weigh litho choices against volume, design ...

Curvilinear Masks Push The Limits Of Inspection And Metro...

As high-NA EUV approaches, mask makers need new metrics, model-based checks, and curvilinear-native data flows to keep turn times and defect escape...

Mask Technology Faces A New Set Of Challenges

Inspection limits, curvilinear adoption, data volumes, and high-NA EUV are converging to stress the mask ecosystem

Tool And Methodology Changes Coming In Fab And Package Au...

How new equipment and methodologies are improving reliability, yield, and time-to-market for multi-die assemblies.

Back-End Automation Tackles Growing Complexity

As packaging complexity rises, the industry faces gaps in data, inspection, and process integration.

More Roundtables »



Multimedia

Agentic AI In Chip Manufacturing

What happens when you take the human out of the loop.

Reliability And Traceability In Advanced Packages

How to find the root cause of a failure in a multi-die assembly.

Generative AI In Chip Manufacturing

How it works, what it can do, and what can go wrong.

AI-Driven Collaboration In Chip Manufacturing

How agents can shorten time to market through secure sharing of data by machines.

Challenges In Testing Photonics In Chips

The impact of combining electrical and optical test in a single device.

More Multimedia »



See All Posts in Manufacturing, Packaging and Materials »

Latest Blogs

Chip, Package, System

Why Metal TIM Warpage Simulations Fail—And How To Fix Them

Characterizing the properties of thermal interface materials under actual app...
July 16, 2026
Manufacturing Solutions

From Feature-Scale Simulation To Digital Twins: Helping P...

Physics-grounded workflows help process teams to explore, understand, and act...
July 16, 2026
Perfecting The Process

Optimizing The Nano-TSV-to-BPR Connection In Backside Pow...

A realistic virtual model uncovers the impact of rounded corners on sensitivi...
July 16, 2026
Connect With SEMI

Accelerating Sustainability With Smart Manufacturing

An Industry 4.0 technology roadmap for semiconductor device makers that cover...
July 16, 2026
Foundry Focus

VLSI 2026: Intel 18A Platform Momentum From Devices To Ro...

Higher performance, backside power, and new materials.
June 18, 2026
Macro Intelligence

Randomizing Wafers To Zero In On Process Problems Much Fa...

Get the advantages of wafer randomization without extra equipment, cost or sl...
June 18, 2026
Meet The eBeamers

Enabling Production-Ready AI For Semiconductor Manufacturing

Deep learning for inspection needs an operationalization layer that puts capa...
May 21, 2026
Heterogeneous Integration

Scaling AI Infrastructure: Overcoming Interconnect Bottle...

Co-packaged optics face scaling challenges such as bandwidth density mismatch...
March 19, 2026
Material Science

Four Things Every Engineer Should Know About PFAS

Recognizing where PFAS are used is the first step to finding alternatives or ...
March 20, 2025

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Chip Industry Week In Review

Onsemi to buy Synaptics; IBM's 7Å chip w/40% more SRAM area; 1nm MoS2 nanotubes; AI pressure points; memory updates; $250M CHIPS Act award; trade secret theft; new advanced packaging site; MEMS capacity; humanoids; earnings.

Chip Industry Week In Review

S. Korea goes All In on AI; new Dresden power fab; Intel expansion; GM secures memory supply; AI power management funding; mature-node foundry capacity; 300mm fab equipment; McKinsey's map of strategic IC supply; security threats; AI burnout.

Executive Outlook: Agentic AI’s Impact On Chip Design

Can engineers trust AI to get everything right in semiconductor design and verification?

I/O Design Challenges Grow In AI Data Centers And HPC Clusters

Physical I/Os can be a chokepoint for high-performance chips and high-speed interconnect protocols, requiring design tradeoffs and extra reliability measures.

Chip Industry Week In Review

Intel's expansion; Cadence AI super agent for PCB, advanced packaging; photonics fab wars; earlier Yongin fab; German funding; new CHIPS Act award; HBM standard; Quadric funding; AMS acquisition; earnings; Rapidus teams up.