source: trunk/src/binutils/gas/doc/c-m32r.texi@ 10

Last change on this file since 10 was 10, checked in by bird, 23 years ago

Initial revision

  • Property cvs2svn:cvs-rev set to 1.1
  • Property svn:eol-style set to native
  • Property svn:executable set to *
File size: 5.4 KB
Line 
1@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 2000
2@c Free Software Foundation, Inc.
3@c This is part of the GAS manual.
4@c For copying conditions, see the file as.texinfo.
5@ifset GENERIC
6@page
7@node M32R-Dependent
8@chapter M32R Dependent Features
9@end ifset
10@ifclear GENERIC
11@node Machine Dependencies
12@chapter M32R Dependent Features
13@end ifclear
14
15@cindex M32R support
16@menu
17* M32R-Opts:: M32R Options
18* M32R-Warnings:: M32R Warnings
19@end menu
20
21@node M32R-Opts
22@section M32R Options
23
24@cindex options, M32R
25@cindex M32R options
26
27The Mitsubishi M32R version of @code{@value{AS}} has a few machine
28dependent options:
29
30@table @code
31@item -m32rx
32@cindex @samp{-m32rx} option, M32RX
33@cindex architecture options, M32RX
34@cindex M32R architecture options
35@code{@value{AS}} can assemble code for several different members of the
36Mitsubishi M32R family. Normally the default is to assemble code for
37the M32R microprocessor. This option may be used to change the default
38to the M32RX microprocessor, which adds some more instructions to the
39basic M32R instruction set, and some additional parameters to some of
40the original instructions.
41
42@item -m32r
43@cindex @samp{-m32r} option, M32R
44@cindex architecture options, M32R
45@cindex M32R architecture options
46This option can be used to restore the assembler's default behaviour of
47assembling for the M32R microprocessor. This can be useful if the
48default has been changed by a previous command line option.
49
50@item -warn-explicit-parallel-conflicts
51@cindex @samp{-warn-explicit-parallel-conflicts} option, M32RX
52Instructs @code{@value{AS}} to produce warning messages when
53questionable parallel instructions are encountered. This option is
54enabled by default, but @code{@value{GCC}} disables it when it invokes
55@code{@value{AS}} directly. Questionable instructions are those whoes
56behaviour would be different if they were executed sequentially. For
57example the code fragment @samp{mv r1, r2 || mv r3, r1} produces a
58different result from @samp{mv r1, r2 \n mv r3, r1} since the former
59moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1
60and r3.
61